1
Title Page
Implicit and
Explicit
Reachable State Space
Exploration
Of Esterel Logical
Circuits
Yannis.BRES@sophia.inria.fr
Advisor
: Gerard.Berry@esterel-technologies.com
10th International
Workshop on Synchronous Reactive Languages
Agelonde, France
¾ November 26th, 2002
